

Home | Login | Logout | Access Information Site

## BROWSE SEARCH CHIDE SUPP

Access this document

Full Text: [ 482 KB)

Download this citation

Choose

Citation & Abstract

Download ASCII Text

**AbstractPlus** 

√ View TOC

**Download** 

» Learn More

Using RTL-to-C++ translation for large soc co engineering: a case study

Stoye, W. Greaves, D. Richards, N. Green, J. Tension Technology EDA;

This paper appears in: **Electronics Systems and** Publication Date: Feb. 2003 SSN: 1479-8336 osted online: 2003-04-29 13:08:55.0

Abstract Not Available

Index Terms **Controlled Indexing** . Not Available

Non-controlled Indexing

References

No references available on IEEE Xplore.

Citing Documents

No citing documents available on IEEExplore.

View TOC | E at Fop.

Help Contact 1 Secur © Copyright 20 Ri

indexed by inspec'



translating verilog to c++

1995

2004



"to" is a very common word and was not included in your search. [detail

Scholar All articles Resent articles Results 1 - 10 of about 13 for translating verilog to c

## **All Results**

A Ghosh

G De Micheli

S Liao

J Kunkel

L Séméria

Hardw: re synthesis from C/C++

A Gho. 1. J Kunkel, S Liao - Proceedings of the conference on Design, automa ion and test ..., 1999 - portal.acm.org

... tran. lation time, but eliminates bugs during translation which can ... sub-ty: ing and

virtual function facilities of C++. ... similar to always blocks in Verilog or a ...

Cited by 40 - Related Articles - Web Search

Hardware synthesis from C/C++ models - group of 18 »

G De Micheli - Design, Automation and Test in Europe Conference and ..., 1999 - ieeexplore.ieee.org

... circuits and systems using C/C++, perform functional sim- ulation, and then translate

the por ion ... description language (HDL), such as Verilog HDL or ... Cited by 48 - Related Articles - Web Search

A CH+ ASIC Design Methodology Facilitated by a C++-Verilog Transit or

D Joyc:, A Nowatzyk, R Stets - 10th International HDL Conference, 2001 - esearch.compaq.com

... We decided to investigate tools for C++ to Verilog translation. In ... The L1

C++ code was then ready for translation to Verilog. For ... Cited by 1 - Related Articles - View as HTML - Web Search

A survey of techniques used in the synthesis of hardware from C/C++ as a part c hardware/software ...

K Rameni, RL Haggard - Southeastern Symposium on System Theory,

20(1.1 oceedings ..., 2001 - ieeexplore.ieee.org

... The recond method to synthesize the C/C++ into hardwitre is to translate a subset

of C into an HDL (VHDL or **Verilog**) that will eventually be synthesized by ...

Cited by 2 - Related Articles - Web Search - BL Direct

Using L-to-C++ translation for large soc concurrent engineering: a case st. dy - group of 2 »

W Stoye, D Greaves, N Richards, J Green, TT EDA - Electronics System; and Software, 2003 - ieeexplore.ieee.org

... This work had produced a simple translation tool for converting Verice into C with

a regret or of desirable ... VTOC converts synthesisable Verilog into C+ F. ..

Wes Sarch

Networked object oriented verification with C++ and Verilog - group of 4 »

G Dearth, S Meeth, P Whittemore - Verilog HDL Conference and VHDL International Users Forum, ..., 1998 - doi.ieeecs.org ... Module (C/C++) ... The stub is responsible for ensuring logical signal propagation

throughout the Verilog processes. Address Translation Interface (ATI) ...

Relater Articles - Web Search

Design 13 May Find C++ to Their Liking - group of 4 »

M State - INTEGRATED SYSTEM DESIGN, 2001 - eedesign.com ... Constant the C or C++ description to Verilog or VHDL ... Or they do not constant the

C/1 -- model, but ... multiple system tests to verify that the translation is accurate ...

Cachec - Web Search - BL Direct

Me hot plogy for hardware/software co-verification in C/C++(short paper) - group of 2 »

L Sémeria, A Ghosh - Proceedings of the 2000 conference on Asia South Facific ..., 2000 - portal.acm.org

... 23 11 ro-simulation of C and Verilog HDL or ... In a C/C++-based me as a sgy, designer

pro inc vity can ... significantly because one can eliminate translation frcina" ...

Cited by 75 - Related Articles - Web Search

The case for C/C++ hardware design - group of 2 »

R Allen, D Gajski - EEDesign, June, 2000 - eedesign.com

... is dominated by the use of Verilog and VHDL ... C++ extends the basic computational

facilities in C to ... Technically, translating C directly into silicon is not a ...

Cited by 1 - Related Articles - Cached - Web Search

Sys in and method for system level and circuit level modeling and

des an inulation using C++ - group of 3 »

S Leo S Tjiang, R Gupta - US Patent 6,152,612, 2000 - Google Patents

... 235 14 + Library: Timing Constructs Thread / Co-Routine Library

127) 2. ) ... 720 FIG.

1 1 \( \lambda \) translation to char \*/ const char stdjjlogic: :to\_char\_table [Ns1]

Cited by 14 - Related Articles - Web Search

Google D

Result Page: 12 Next

ira slating verilog to c++ Search

sme - About Google - About Google Scholar Gc :

©2007 Google